



1. Index / Block diagram
2. SMBus MAP
3. Clock Distribution
4. Power Delivery Map
5. Power On Sequence
6. Reset / Power Good Map
7. Strap/IRQ/IDSel Table
8. GPIO Table
- 9-14. CPU
- 15-16. DDR3 Conn: CHA
- 17-18. DDR3 Conn: CHB
- 19-28. PCH
29. PCH MISC Conn/BUZ/ID
- 30-31. SIO-IT8772F
- 32-33. LAN:BCM57788
- 34-35 AUDIO:ALC3800
36. Slot1: PCIe 16x
37. Slot4: Mini PCIe
- 38 HDMI
39. VGA Conn
40. SATA Conn
41. RearUSB2+USB3
42. FAN
43. Serial / PS2 port
44. SPI/LPC DBG
45. XDP
46. EMI
47. Front_Panel
48. Slot4: PCIe 1X
49. Slot2 ,3: PCIe 1x
50. Front USB
51. Power Conn
52. Power Sequence
53. Power-1: Linear Power-1
54. Power-2: Linear Power-2
55. Power-3: Vcore PWM
56. Power-4: Vcore Driver
57. +1P05V_VCCIO
58. +5V_DUAL/+5V_DUAL_USBKB
59. +1P5V_SM/+1P5V_SM_VTT


Cyperss point Diagram




| | |
|--------------------------------|---------------|
| | |
| | |
| Title | |
| BLOCK DIAGRAM | |
| DWG NO | Rev |
| Cyperss point | A00 |
| Date: Monday, January 09, 2012 | Sheet 1 of 59 |

SMBUS DIAGRAM





POWER DELIVERY MAP



Title

Power Delivery Map

| | |
|--------|--|
| DWG NO | |
|--------|--|

Cyperss point


| | |
|-----|-----|
| Rev | A00 |
|-----|-----|

Date: Monday, January 09, 2012


Sheet 4 of 59

POWER ON Timing Diagram



G3 to S4/S5 Timing Diagram



Deep Sleep Entry




Deep Sleep Exit



RESET / Power Good MAP

Sequence Signal Name:

- (1) O_PWRBTN#IN
- (2) S_SLP_S4# S_SLP_S3# S_SLP_M#
- (3) O_PSON#
- (4) B_ATX_PWROK
- (5) PCH_MEPWRGD
- (6) S_PCH_SYSPWROK P_VR_READY
- (7) PWRGD_3V
- (8) H_DRAMPWRGD D3_RESET#
- (9) H_PWRGD
- (10) S_PLTRST# H_RESET#_R S_PLTRST#_R
- (11) X_PLTRST_PCIE_SLOT# K_PCIRST#_SLOT
- (12) A_Z_RST#



Deep Sleep Exit MAP

Sequence Signal Name:

- (D1) O_PWRBTN#IN
- (D2) S_SLP_SUS#
- (D3) S_RSMRST#
- (D4) S_SUSWARN#
- (D5) S_SUS_PWR_ACK#

IRQ Routing Table

| | INTA# | INTB# | INTC# | INTD# | IDSEL | REQn# | GNTn# |
|-------|-------|-------|-------|-------|-------|-------|-------|
| Slot3 | C | D | A | B | 18 | 0 | 0 |

STRAPPING Table

CPU side

| CFG[17:0] | Description | |
|-----------|--|--|
| [2] | PCI Express static x16 lane numbering reversal | 1: normal Default 0: lane numbers reversed |
| [6:5] | PCI Express Bifurcation | 00: 1x8, 2x4 PCI Express 01: reserved 10: 2x8 PCI Express 11: 1x16 PCI Express Default |

Clock Gen.

| FREQ | C_CK_BSEL0 | C_CK_BSEL1 | C_CK_BSEL2 |
|------|------------|------------|------------|
| 100 | 1 | 0 | 1 |
| 133 | 1 | 0 | 0 |

Default

| PIN NAME | NET | Strapping description | |
|---------------------|------------------|-----------------------|--|
| PCI2/TME (PIN4) | C_CK505_33M_PCI2 | 1 | Overclocking DISABLED DEFAULT |
| | | 0 | Overclocking ENABLED |
| PCI4/SRC5_EN (PIN6) | C_CK505_33M_PCI4 | 1 | SRC5 DEFAULT |
| | | 0 | CPU_STOP# and PCI_STOP# |
| PCIF5/ITP_EN (PIN7) | C_CK505_33M_PCI5 | 1 | CPU_ITP |
| | | 0 | SRC8 DEFAULT |
| PCI3/CFGF (PIN5) | C_CK505_33M_PCI3 | LOW | See CFG Table (Set SATA and SRC come from PLL4) DEFAULT |
| | | Mid | See CFG Table |
| | | High | See CFG Table |

PCH

On-Die PLL Voltage Regulator Voltage Select

| HDA_SYNC | Description |
|----------|-------------|
| High | 1.5V |
| Low | 1.8V |

DEFAULT

On-Die PLL Voltage Regulator

| GPIO28 (IN-PU) | Description |
|----------------|------------------------|
| High | Regulator is enabled. |
| Low | Regulator is disabled. |

DEFAULT

Topblock Swap Mode

| GNT3#/GPIO55 (IN-PU) | Description |
|----------------------|-----------------------------|
| High | Topblock swap mode: Disable |
| Low | Topblock swap mode: Enable |

DEFAULT

No Reboot Mode

| SPER (IN-PD) | Description |
|--------------|-------------------------|
| High | No reboot mode: Enable |
| Low | No reboot mode: Disable |

DEFAULT

Integrated 1.05V VRM

| INTVRMEN | Description |
|----------|-------------------------------|
| High | Integrated 1.05V VRM: Enable |
| Low | Integrated 1.05V VRM: Disable |

DEFAULT

TLS Confidentiality

| GPIO15 (IN-PD) | Description |
|----------------|--|
| High | ME Crypto TLS cipher suite with confidentiality |
| Low | ME Crypto TLS cipher suite with no confidentiality |

DEFAULT

Flash Descriptor Override Strap

| HDA_SDO | Description |
|---------|--|
| High | Flash descriptor security will be override |
| Low | Disable ME in Manufacturing Mode |

DEFAULT

DMI Rx Termination Voltage

| SPI_MOSI (IN-PD) | Description |
|------------------|----------------------------|
| Low | DMI Rx Termination Voltage |

DEFAULT

DMI Termination Voltage

| NV_CLE (IN-PU) | Description |
|----------------|---------------------------------------|
| High | DMI and FDI Tx/Rx Termination Voltage |

DEFAULT

Boot BIOS Destination Selection

| GNT1# (IN-PU) | SATA1GP/GP19 (IN-PU) | Description |
|---------------|----------------------|----------------------------|
| Low | Low | Flash cycle routed to LPC |
| High | Low | Flash cycle routed to PCI |
| Low | High | Flash cycle routed to NAND |
| High | High | Flash cycle routed to SPI |

DEFAULT

Deep S4/S5 Well on-die Voltage Regulator Enable

| DSWVRMEN | Description |
|----------|-------------|
| High | Enable |
| Low | Disable |

DEFAULT

Digital Port C Strap

| DDPC_CTRLDATA | Description |
|---------------|------------------|
| High | Configure Port C |
| Low | Disable |

DEFAULT



Title
GPIO/IRQ/IDSEL Table

DWG NO
Cyperess point

Rev
A00

Date: Monday, January 09, 2012 Sheet 7 of 59

| GPIF GPIO Summary | | | | | | | | | | Test Result |
|-------------------|--------------------|---------|------|-------------|---------|--------------------|---------------|---------------|-------------|-------------|
| GPIO | Multi-Function Pin | Pin OUT | Type | Power (Vol) | Default | Signal Name | IN/PUPD | EC/PUPD | Test Result | Test Result |
| GPIO0 | GPIO0/IO0 | A00 | I/O | 5V | DR | GPIO0_CHANNEL0_0 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO1 | GPIO1/IO1 | A01 | I/O | 5V | DR | GPIO1_CHANNEL0_1 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO2 | GPIO2/IO2 | A02 | I/O | 5V | DR | GPIO2_CHANNEL0_2 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO3 | GPIO3/IO3 | A03 | I/O | 5V | DR | GPIO3_CHANNEL0_3 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO4 | GPIO4/IO4 | A04 | I/O | 5V | DR | GPIO4_CHANNEL0_4 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO5 | GPIO5/IO5 | A05 | I/O | 5V | DR | GPIO5_CHANNEL0_5 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO6 | GPIO6/IO6 | A06 | I/O | 5V | DR | GPIO6_CHANNEL0_6 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO7 | GPIO7/IO7 | A07 | I/O | 5V | DR | GPIO7_CHANNEL0_7 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO8 | GPIO8/IO8 | A08 | I/O | 5V | DR | GPIO8_CHANNEL0_8 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO9 | GPIO9/IO9 | A09 | I/O | 5V | DR | GPIO9_CHANNEL0_9 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO10 | GPIO10/IO10 | A10 | I/O | 5V | DR | GPIO10_CHANNEL0_10 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO11 | GPIO11/IO11 | A11 | I/O | 5V | DR | GPIO11_CHANNEL0_11 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO12 | GPIO12/IO12 | A12 | I/O | 5V | DR | GPIO12_CHANNEL0_12 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO13 | GPIO13/IO13 | A13 | I/O | 5V | DR | GPIO13_CHANNEL0_13 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO14 | GPIO14/IO14 | A14 | I/O | 5V | DR | GPIO14_CHANNEL0_14 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO15 | GPIO15/IO15 | A15 | I/O | 5V | DR | GPIO15_CHANNEL0_15 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO16 | GPIO16/IO16 | A16 | I/O | 5V | DR | GPIO16_CHANNEL0_16 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO17 | GPIO17/IO17 | A17 | I/O | 5V | DR | GPIO17_CHANNEL0_17 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO18 | GPIO18/IO18 | A18 | I/O | 5V | DR | GPIO18_CHANNEL0_18 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO19 | GPIO19/IO19 | A19 | I/O | 5V | DR | GPIO19_CHANNEL0_19 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO20 | GPIO20/IO20 | A20 | I/O | 5V | DR | GPIO20_CHANNEL0_20 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO21 | GPIO21/IO21 | A21 | I/O | 5V | DR | GPIO21_CHANNEL0_21 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO22 | GPIO22/IO22 | A22 | I/O | 5V | DR | GPIO22_CHANNEL0_22 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO23 | GPIO23/IO23 | A23 | I/O | 5V | DR | GPIO23_CHANNEL0_23 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO24 | GPIO24/IO24 | A24 | I/O | 5V | DR | GPIO24_CHANNEL0_24 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO25 | GPIO25/IO25 | A25 | I/O | 5V | DR | GPIO25_CHANNEL0_25 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO26 | GPIO26/IO26 | A26 | I/O | 5V | DR | GPIO26_CHANNEL0_26 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO27 | GPIO27/IO27 | A27 | I/O | 5V | DR | GPIO27_CHANNEL0_27 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO28 | GPIO28/IO28 | A28 | I/O | 5V | DR | GPIO28_CHANNEL0_28 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO29 | GPIO29/IO29 | A29 | I/O | 5V | DR | GPIO29_CHANNEL0_29 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO30 | GPIO30/IO30 | A30 | I/O | 5V | DR | GPIO30_CHANNEL0_30 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |
| GPIO31 | GPIO31/IO31 | A31 | I/O | 5V | DR | GPIO31_CHANNEL0_31 | 20k-100k-100k | 20k-100k-100k | 1 | 1 |







[illegible]

*Current Usage:
 Definition:
 1. used as GPU
 0. used as GPO
 NU: not used
 Native: used as native
 function
 Streaming: used as

| SW/ HW | FW NAME | Power | Buffer Type | Signal Name | EX-PORT | Current Flag | Notes |
|--------|---------|-------|-------------|-------------|---------|--------------|-------|
| 1 | HW01 | HW01 | HW01 | HW01 | HW01 | HW01 | |
| 2 | HW02 | HW02 | HW02 | HW02 | HW02 | HW02 | |
| 3 | HW03 | HW03 | HW03 | HW03 | HW03 | HW03 | |
| 4 | HW04 | HW04 | HW04 | HW04 | HW04 | HW04 | |
| 5 | HW05 | HW05 | HW05 | HW05 | HW05 | HW05 | |
| 6 | HW06 | HW06 | HW06 | HW06 | HW06 | HW06 | |
| 7 | HW07 | HW07 | HW07 | HW07 | HW07 | HW07 | |
| 8 | HW08 | HW08 | HW08 | HW08 | HW08 | HW08 | |
| 9 | HW09 | HW09 | HW09 | HW09 | HW09 | HW09 | |
| 10 | HW10 | HW10 | HW10 | HW10 | HW10 | HW10 | |
| 11 | HW11 | HW11 | HW11 | HW11 | HW11 | HW11 | |
| 12 | HW12 | HW12 | HW12 | HW12 | HW12 | HW12 | |
| 13 | HW13 | HW13 | HW13 | HW13 | HW13 | HW13 | |
| 14 | HW14 | HW14 | HW14 | HW14 | HW14 | HW14 | |
| 15 | HW15 | HW15 | HW15 | HW15 | HW15 | HW15 | |
| 16 | HW16 | HW16 | HW16 | HW16 | HW16 | HW16 | |
| 17 | HW17 | HW17 | HW17 | HW17 | HW17 | HW17 | |
| 18 | HW18 | HW18 | HW18 | HW18 | HW18 | HW18 | |
| 19 | HW19 | HW19 | HW19 | HW19 | HW19 | HW19 | |
| 20 | HW20 | HW20 | HW20 | HW20 | HW20 | HW20 | |
| 21 | HW21 | HW21 | HW21 | HW21 | HW21 | HW21 | |
| 22 | HW22 | HW22 | HW22 | HW22 | HW22 | HW22 | |
| 23 | HW23 | HW23 | HW23 | HW23 | HW23 | HW23 | |
| 24 | HW24 | HW24 | HW24 | HW24 | HW24 | HW24 | |
| 25 | HW25 | HW25 | HW25 | HW25 | HW25 | HW25 | |
| 26 | HW26 | HW26 | HW26 | HW26 | HW26 | HW26 | |
| 27 | HW27 | HW27 | HW27 | HW27 | HW27 | HW27 | |
| 28 | HW28 | HW28 | HW28 | HW28 | HW28 | HW28 | |
| 29 | HW29 | HW29 | HW29 | HW29 | HW29 | HW29 | |
| 30 | HW30 | HW30 | HW30 | HW30 | HW30 | HW30 | |
| 31 | HW31 | HW31 | HW31 | HW31 | HW31 | HW31 | |
| 32 | HW32 | HW32 | HW32 | HW32 | HW32 | HW32 | |
| 33 | HW33 | HW33 | HW33 | HW33 | HW33 | HW33 | |
| 34 | HW34 | HW34 | HW34 | HW34 | HW34 | HW34 | |
| 35 | HW35 | HW35 | HW35 | HW35 | HW35 | HW35 | |
| 36 | HW36 | HW36 | HW36 | HW36 | HW36 | HW36 | |
| 37 | HW37 | HW37 | HW37 | HW37 | HW37 | HW37 | |
| 38 | HW38 | HW38 | HW38 | HW38 | HW38 | HW38 | |
| 39 | HW39 | HW39 | HW39 | HW39 | HW39 | HW39 | |
| 40 | HW40 | HW40 | HW40 | HW40 | HW40 | HW40 | |
| 41 | HW41 | HW41 | HW41 | HW41 | HW41 | HW41 | |
| 42 | HW42 | HW42 | HW42 | HW42 | HW42 | HW42 | |
| 43 | HW43 | HW43 | HW43 | HW43 | HW43 | HW43 | |
| 44 | HW44 | HW44 | HW44 | HW44 | HW44 | HW44 | |
| 45 | HW45 | HW45 | HW45 | HW45 | HW45 | HW45 | |
| 46 | HW46 | HW46 | HW46 | HW46 | HW46 | HW46 | |
| 47 | HW47 | HW47 | HW47 | HW47 | HW47 | HW47 | |
| 48 | HW48 | HW48 | HW48 | HW48 | HW48 | HW48 | |
| 49 | HW49 | HW49 | HW49 | HW49 | HW49 | HW49 | |
| 50 | HW50 | HW50 | HW50 | HW50 | HW50 | HW50 | |
| 51 | HW51 | HW51 | HW51 | HW51 | HW51 | HW51 | |
| 52 | HW52 | HW52 | HW52 | HW52 | HW52 | HW52 | |
| 53 | HW53 | HW53 | HW53 | HW53 | HW53 | HW53 | |
| 54 | HW54 | HW54 | HW54 | HW54 | HW54 | HW54 | |
| 55 | HW55 | HW55 | HW55 | HW55 | HW55 | HW55 | |
| 56 | HW56 | HW56 | HW56 | HW56 | HW56 | HW56 | |
| 57 | HW57 | HW57 | HW57 | HW57 | HW57 | HW57 | |
| 58 | HW58 | HW58 | HW58 | HW58 | HW58 | HW58 | |
| 59 | HW59 | HW59 | HW59 | HW59 | HW59 | HW59 | |
| 60 | HW60 | HW60 | HW60 | HW60 | HW60 | HW60 | |
| 61 | HW61 | HW61 | HW61 | HW61 | HW61 | HW61 | |
| 62 | HW62 | HW62 | HW62 | HW62 | HW62 | HW62 | |

***Current Usage**
 It used as GPU
 It used as GPU
 GPU not used
 Neither used a
 Function
 Shipping: none
 Function

[illegible]





DELL INC.

Title: **CPU-1: MISC**

DWG NO: **Cyperss point**

Rev: **A00**

Date: Monday, January 09, 2012 Sheet 9 of 59



Vinafix.com

15,16 D3_MAA[15..0]

15,16 D3_WEA#
15,16 D3_CASA#
15,16 D3_RASA#
15,16 D3_BAA[2..0]

15 D3_SCS_A#0
15 D3_SCS_A#1
16 D3_SCS_A#2
16 D3_SCS_A#3

15 D3_CKE_A0
15 D3_CKE_A1
16 D3_CKE_A2
16 D3_CKE_A3

15 D3_ODT_A0
15 D3_ODT_A1
16 D3_ODT_A2
16 D3_ODT_A3

15 D3_MA_CLK0
15 D3_MA_CLK#0
15 D3_MA_CLK1
15 D3_MA_CLK#1
16 D3_MA_CLK2
16 D3_MA_CLK#2
16 D3_MA_CLK3
16 D3_MA_CLK#3

15,16,17,18 D3_RESET#

RH8 1 2 Dummy
CH47
0.1uF
16V, Y5V, +80%/-20%
Dummy

22 H_DRAMPWRGD

R300 1200hm +/-5%
D3_DRAMPWRGD
H SM_VREF

20110613:Remove ECC.

AV13 SA_DQS8
AV12 SA_DQS8*
AU12 SA_ECC_CB0
AU14 SA_ECC_CB1
AU13 SA_ECC_CB2
AY13 SA_ECC_CB3
AU13 SA_ECC_CB4
AY12 SA_ECC_CB5
AU12 SA_ECC_CB6
AW12 SA_ECC_CB7

UH1A

D3_MAA0 AV27 SA_MA0
D3_MAA1 AV24 SA_MA1
D3_MAA2 AW24 SA_MA2
D3_MAA3 AW23 SA_MA3
D3_MAA4 AV23 SA_MA4
D3_MAA5 AT24 SA_MA5
D3_MAA6 AT23 SA_MA6
D3_MAA7 AU22 SA_MA7
D3_MAA8 AV22 SA_MA8
D3_MAA9 AT22 SA_MA9
D3_MAA10 AV28 SA_MA10
D3_MAA11 AU21 SA_MA11
D3_MAA12 AT21 SA_MA12
D3_MAA13 AW32 SA_MA13
D3_MAA14 AU20 SA_MA14
D3_MAA15 AT20 SA_MA15

AW29 SA_WE*
AV36 SA_CAS*
AU28 SA_RAS*
AY29 SA_BS0
AW28 SA_BS1
AV20 SA_BS2

AU29 SA_CS0*
AV36 SA_CS1*
AW30 SA_CS2*
AU33 SA_CS3*

AV19 SA_CKE0
AT19 SA_CKE1
AU18 SA_CKE2
AV18 SA_CKE3

AV31 SA_ODT0
AU32 SA_ODT1
AU30 SA_ODT2
AW33 SA_ODT3

AY25 SA_CK0
AW25 SA_CK0*
AU24 SA_CK1*
AU25 SA_CK1
AW27 SA_CK2*
AY27 SA_CK2
AV26 SA_CK3
AW26 SA_CK3*

AW18 SM_DRAMRST*

AJ19 SM_DRAMPWROK

AJ22 SM_VREF

DDR_A

1 / 10

Sandy Bridge

SA_DQS0
SA_DQS0*

SA_DQ0
SA_DQ1
SA_DQ2
SA_DQ3
SA_DQ4
SA_DQ5
SA_DQ6
SA_DQ7

SA_DQS1
SA_DQS1*

SA_DQ8
SA_DQ9
SA_DQ10
SA_DQ11
SA_DQ12
SA_DQ13
SA_DQ14
SA_DQ15

SA_DQS2
SA_DQS2*

SA_DQ16
SA_DQ17
SA_DQ18
SA_DQ19
SA_DQ20
SA_DQ21
SA_DQ22
SA_DQ23

SA_DQS3
SA_DQS3*

SA_DQ24
SA_DQ25
SA_DQ26
SA_DQ27
SA_DQ28
SA_DQ29
SA_DQ30
SA_DQ31

SA_DQS4
SA_DQS4*

SA_DQ32
SA_DQ33
SA_DQ34
SA_DQ35
SA_DQ36
SA_DQ37
SA_DQ38
SA_DQ39

SA_DQS5
SA_DQS5*

SA_DQ40
SA_DQ41
SA_DQ42
SA_DQ43
SA_DQ44
SA_DQ45
SA_DQ46
SA_DQ47

SA_DQS6
SA_DQS6*

SA_DQ48
SA_DQ49
SA_DQ50
SA_DQ51
SA_DQ52
SA_DQ53
SA_DQ54
SA_DQ55

SA_DQS7
SA_DQS7*

SA_DQ56
SA_DQ57
SA_DQ58
SA_DQ59
SA_DQ60
SA_DQ61
SA_DQ62
SA_DQ63

AK3
AK2

AJ3 D3_DQ_A0
AJ4 D3_DQ_A1
AL3 D3_DQ_A2
AL4 D3_DQ_A3
AJ2 D3_DQ_A4
AJ1 D3_DQ_A5
AL2 D3_DQ_A6
AL1 D3_DQ_A7

AP3
AP2

AN1 D3_DQ_A8
AN4 D3_DQ_A9
AR3 D3_DQ_A10
AR4 D3_DQ_A11
AN2 D3_DQ_A12
AN3 D3_DQ_A13
AR2 D3_DQ_A14
AR1 D3_DQ_A15

AW4
AV4

AV2 D3_DQ_A16
AV3 D3_DQ_A17
AV5 D3_DQ_A18
AW5 D3_DQ_A19
AU2 D3_DQ_A20
AU3 D3_DQ_A21
AU5 D3_DQ_A22
AY5 D3_DQ_A23

AV8
AW8

AY7 D3_DQ_A24
AU7 D3_DQ_A25
AV9 D3_DQ_A26
AU9 D3_DQ_A27
AV7 D3_DQ_A28
AW7 D3_DQ_A29
AW9 D3_DQ_A30
AY9 D3_DQ_A31

AV37
AV36

AU35 D3_DQ_A32
AU37 D3_DQ_A33
AU39 D3_DQ_A34
AU36 D3_DQ_A35
AW35 D3_DQ_A36
AY36 D3_DQ_A37
AU38 D3_DQ_A38
AU37 D3_DQ_A39

AP38
AP39

AR40 D3_DQ_A40
AR37 D3_DQ_A41
AN38 D3_DQ_A42
AN37 D3_DQ_A43
AR39 D3_DQ_A44
AR38 D3_DQ_A45
AN39 D3_DQ_A46
AN40 D3_DQ_A47

AK38
AK39

AL40 D3_DQ_A48
AL37 D3_DQ_A49
AJ38 D3_DQ_A50
AJ37 D3_DQ_A51
AL39 D3_DQ_A52
AL38 D3_DQ_A53
AJ39 D3_DQ_A54
AJ40 D3_DQ_A55

AF38
AF39

AG40 D3_DQ_A56
AG37 D3_DQ_A57
AE38 D3_DQ_A58
AE37 D3_DQ_A59
AG39 D3_DQ_A60
AG38 D3_DQ_A61
AE39 D3_DQ_A62
AE40 D3_DQ_A63

D3_DQS_A0 15,16
D3_DQS_A#0 15,16

D3_DQ_A[63..0] 15,16

D3_DQS_A1 15,16
D3_DQS_A#1 15,16

D3_DQS_A2 15,16
D3_DQS_A#2 15,16


D3_DQS_A3 15,16
D3_DQS_A#3 15,16

D3_DQS_A4 15,16
D3_DQS_A#4 15,16

D3_DQS_A5 15,16
D3_DQS_A#5 15,16

D3_DQS_A6 15,16
D3_DQS_A#6 15,16

D3_DQS_A7 15,16
D3_DQS_A#7 15,16



INC.

Title

CPU-3: DDR3_CHA

DWG NO


Cyperss point







Rev

A00

Date: Monday, January 09, 2012

Sheet 11 of 59





DELL INC.

CPU-5: Power

DWG NO




Cyperss point

Rev

A00

Date: Monday, January 09, 2012

Sheet 13 of 59



DELL INC.

Title

CPU-6: GND

DWG NO


Cyperss point

Date: Monday, January 09, 2012

Sheet 14 of 59



Rev

A00



| | |
|-------|---------------------------------|
| Title | DDR3 Conn: CHA_1 (DIMM3) |
|-------|---------------------------------|

| | |
|--------|-----|
| DWG NO | Rev |
| | A00 |







| Title |
|---------------------------------|
| DDR3 Conn: CHA_2 (DIMM1) |

| | |
|--------|-----|
| DWG NO | Rev |
| | 400 |

| | | | |
|-----------------------------|--------------------------|-------|------------|
| <i>Cyperss point</i> | | | A00 |
| Date: | Monday, January 09, 2012 | Sheet | 16 of 59 |

CHANNEL B BANK 1
SMB ADDRESS:010







| | |
|-------|---------------------------------|
| Title | DDR3 Conn: CHB_2 (DIMM2) |
|-------|---------------------------------|

| | |
|----------------------|------------|
| DWG NO | Rev |
| Cumengg point | A00 |


Date: Monday, January 09, 2012 Sheet 18 of 59

PK-4/20: Remove PCI function




K_INTF# change to V_DDSP_C_HPD-12/30/09

20100108: Remove V_DDSP_C_HPD pull-up



USB0 ~ 1 -> front USB3.0
 USB2 ~ 3 -> Rear USB3.0
 USB4 ~ 5 -> Rear USB2.0
 USB6 ~ 7 -> int USB2.0 conn
 USB8 ~ 9 -> int USB2.0 conn
 USB10 ~ 11 -> Rear NIC_USB2.0
 USB12 -> Mini PCIe
 USB13 -> BT conn

If not use , USB OC Pin need external pull up



PCIe 1: mini PCIe
 PCIe 2/3: Slot2,3: PCIe 1x
 PCIe 4: LAN
 PCIe 5: Slot4: PCIe 1X
 20100424

PantherPoint

2/12



Title

PCH-2: DMI/PCIe/USB

DWG NO

Cyperss point

Rev

A00

Date: Thursday, March 22, 2012

Sheet 20 of 59

Add CLINK to PCI-ex1; Follow CRB 0.7-12/03/09

20100107: Remove test points

20100105: Remove Test Point

20100107: Remove RS47, RS48 and connect S_PCH_MEPWROK_R to S_PCH_MEPWROK directly

20100104: Add TPS23, TPS25 and remove RS29, RS30, RS33, RS34 since useless this function

29 S_GPI_SKU2

29 S_GPI_SKU3
50 INT_USB_DETECT1
50 INT_USB_DETECT2

Add RS 144 and pull-up to +3V; CRB 0.7-12/07/09

FAN control from SMSC 5544 without using SST

50 F_USB_DETECT1
29,47 MT/ST_ID

TPS30
TPS31
TPS32
TPS33

22,30 PWRGD_3V

RU68 1 2 Dummy PCH_MEPWRGD

PCH_CONFIG

S_PCH_CONFIG_JUMPER

20100107: Remove RS47, RS48 and connect S_PCH_MEPWROK_R to S_PCH_MEPWROK directly


20091221: RS35 stuffed for meet CRB0.7

35 A_FA_PRES#



Dummy RS39; SMSC suggestion-12/08/09



STUFF RS57 FOR ME ON CPU PRESENT DETECTION






S_NVR_CLE internal pull-down.









PCH-8: Clock




| USB 3.0 Ball for PPT | USB3Tp4 |
|----------------------|---------|
| B27 | USB3Tp3 |
| E27 | USB3Tp2 |
| E29 | USB3Tp1 |
| B25 | USB3Tn4 |
| C26 | USB3Tn3 |
| F28 | USB3Tn2 |
| C29 | USB3Tn1 |
| J22 | USB3Rp4 |
| L25 | USB3Rp3 |
| L27 | USB3Rp2 |
| J31 | USB3Rp1 |
| L22 | USB3Rn4 |
| J25 | USB3Rn3 |
| J27 | USB3Rn2 |
| H31 | USB3Rn1 |






Clear Password

1-2: Clear
2-3: Normal




CLR_CMOS


1-2: Clear
2-3: Normal




Chassis Intruder




SERVICE_MODE



BEEP




SKU ID




| SKU1 | SKU0 | Type |
|------|------|----------|
| 0 | 0 | Reserved |
| 0 | 1 | Reserved |
| 1 | 0 | Reserved |
| 1 | 1 | Reserved |

Chassis ID

| Chassis ID1 | Chassis ID0 | MT/ST ID | Description |
|-------------|-------------|----------|----------------------|
| L | L | L | Reserved |
| L | L | H | Reserved |
| L | H | L | Cosumer MT Turnberry |
| L | H | H | Cosumer ST |
| H | L | L | SMB MT Riviera |
| H | L | H | SMB ST |
| H | H | L | reserved |
| H | H | H | CBL detect |




BOARD ID



20100106: change to 1k since have internal pull-up 10k

| Rev0 | Type |
|------|----------|
| 0 | Default |
| 1 | Reserved |
| 0 | Reserved |
| 1 | Reserved |







IT8772 Power On Strapping Options


| Symbol | value | Description |
|--------------------------------|-------|--|
| JP4 Pin 61 | 1 | Disable K8 power sequence function |
| | 0 | Enable K8 power sequence function |
| JP3 & JP5 Pin 59 & 21 | 11 | The default value of EC Index 63h/6Bh/73h is 80h |
| | 10 | The default value of EC Index 63h/6Bh/73h is FFh |
| | 01 | The default value of EC Index 63h/6Bh/73h is 00h |
| | 00 | The default value of EC Index 63h/6Bh/73h is 40h |



| | | |
|---|---------------|---------|
|  | | |
| Title | | |
| SIO-ITE8772F (MISC) | | |
| DWG NO | Cyperss point | Rev A00 |
| Date: Monday, January 09, 2012 | Sheet 31 | of 59 |



| SPEED LED | |
|------------|--------|
| LINK 10M | GREEN |
| LINK 100M | |
| LINK 1000M | ORANGE |



ACTIVE LED

YELLOW = LINK UP



BLINKING = TX/RX ACTIVITY

When implementing customized LEDs:




Configure IO register offset 18h~19h to support your own LED signals. For example, if the value in the IO offset 0x18 is 0x0CA9h (0000110010101001b), the LED actions are:

- LED 0: On only in 10M mode, with blinking during TX/RX
- LED 1: On only in 100M mode, with blinking during TX/RX
- LED 3: On only in 1000M mode, with blinking during TX/RX

| | | | |
|--------------------------------|--|--------------------------|--|
| | | Title | |
| | | LAN Power & LAN/USB Conn | |
| DWG NO | | Rev | |
| | | A00 | |
| Date: Monday, January 08, 2012 | | Sheet 33 of 59 | |



FRONT PANEL



FOXCONN PCEG

Title

AUDIO-1:ALC887

Size A3

Document Number


Cyperss point

Date: Thursday, March 22, 2012

Sheet 34 of 59


Rev A00

JACK SENSE




+5VA for AUDIO


Audio Jack



Audio Jack




Front_Audio





SPDIF OUT Header

SPDIF OUT



PC BEEP





FOXCONN PCEG

| | | | |
|-------|--------------------------|-------------------|---------------|
| Title | | AUDIO-2:CONNECTOR | |
| Size | A3 | Document Number | Cyperss point |
| Date: | Thursday, March 22, 2012 | | Rev A00 |
| Sheet | | 35 | of 59 |

10 X_1X16_TXP[15..0] >>
10 X_1X16_TXN[15..0] >>

22,30,37,40,48,49 S_SMBCLK_PCI
22,30,37,40,48,49 S_SMBDATA_PCI

22,48,49 S_WAKE# <<


Change capacitor 220nf;CRB 0.7-12/31/09



Slot_PCIE-16X

340303U00-600-G
340304R00-278-G
340304U00-317-G
340306Y00-QRS-G


20100108: Swap pin for layout






>> X_1X16_RXP[15..0] 10
>> X_1X16_RXN[15..0] 10

<< X_PLTRST_PCIE_SLOT# 30,32,37,48,49

<< C_PCIE16_1 25
<< C_PCIE16#_1 25






Mini PCIe




Latch


+V_1.5V_PCIE






| | | |
|--------------------------------|-------|----------|
| DELL INC. | | |
| Title | | |
| Mini PCIe | | |
| DWG NO | Rev | |
| Cyperss point | A00 | |
| Date: Thursday, March 22, 2012 | Sheet | 37 of 58 |



SATA x 4



Just SATA port 0/1 support Gen3 ; PDG0.7



Title

SATA Conn

DWG NO




Cyperss point

Rev




A00

Date: Monday, January 09, 2012



Sheet 40 of 59





Rear USB3.0




Follow Little Sur USB3.0
Jock 0818



CPU Fan



SYS Fan



| | Title |
|--|-------|
|--|-------|

FAN

| |
|--------|
| DWG NO |
|--------|

Cyperss point




| | |
|-----|------------|
| Rev | A00 |
|-----|------------|


| | | | | | |
|-------|--------------------------|-------|----|----|----|
| Date: | Monday, January 09, 2012 | Sheet | 42 | of | 59 |
|-------|--------------------------|-------|----|----|----|


Serial

Vinafix.com

PS2 port







| | |
|---|----------------|
|  | |
| Title | |
| Serial / PS2 port | |
| DWG NO | Rev |
| Cyperss point | A00 |
| Date: Monday, January 09, 2012 | Sheet 43 of 59 |



SPI

已改Property 成32 M ROM




<LBL>
Label for 686BIOS AMI
<Tolerance>
BIOS_Label

<LBL>
Lable
<Tolerance>
2D_Lable



XDP Connector - CPU



Remove RH46 and option connection to H_TAPPWRGOOD; follow CRB0.7-12/27/09


Add RH68 to H_CFG0; follow CRB0.7-12/27/09 to P_VR_READY; follow CRB 0.7-12/27/09
Add RH52, RH53; follow CRB 0.7-12/27/09

Change clock source to CK505; follow CRB 0.7-12/29/09

Remove RH51 Change net name to H_RESET# R -12/28/09

Remove RH58, RH59 -12/29/09

Add RH69 to O_PWRBTN#IN and dummy RH48; follow CRB0.7-12/27/09




20091209: CRB0.7 empty RH47 and RH49
Add RH50 249 ohm

20091209: CRB0.7-12/27/09

| 2009/12/21 Update JTAG Table | | PCH JTAG Enable | | PCH JTAG Disable | |
|------------------------------|-------|-----------------|-----------------------|------------------|----------|
| | | ES1 | ES2 | ES1 | ES2 |
| F_PCH_JTAG_TDO | RS177 | No Stff | 200 Ohms ¹ | No Stuff | No Stuff |
| | RS178 | No Stff | 100 Ohms ¹ | No Stuff | No Stuff |
| F_PCH_JTAG_TMS | RS179 | 200 Ohms | 200 Ohms | No Stuff | No Stuff |
| | RS180 | 100 Ohms | 100 Ohms | No Stuff | No Stuff |
| F_PCH_JTAG_TDI | RS181 | 200 Ohms | 200 Ohms | 20K Ohms | No Stuff |
| | RS182 | 100 Ohms | 100 Ohms | 10K Ohms | No Stuff |
| F_PCH_FILTER_TCK | RS183 | 51 Ohms | 51 Ohms | 51 Ohms | 51 Ohms |
| F_PCH_JTAG_RST# | RS184 | 20K Ohms | 20K Ohms | No Stuff | No Stuff |
| | RS185 | 10K Ohms | 10K Ohms | No Stuff | No Stuff |



20091221: updated JTAG stuffing table



F_PCH_JTAG_TCK_FILTER <> F_PCH_JTAG_TCK_FILTER 22
F_PCH_JTAG_TDI <> F_PCH_JTAG_TDI 22
F_PCH_JTAG_TDO <> F_PCH_JTAG_TDO 22
F_PCH_JTAG_TMS <> F_PCH_JTAG_TMS 22



| | | | |
|--------------------------------|---------------|------------|-------|
| Title | | XDP | |
| DWG NO | Cyperss point | | Rev |
| Date: Monday, January 09, 2012 | Sheet | 45 | of 59 |




20100108: Add for EMI



Front_IO Header



Vinafix.com

0723 for DSW




CO53
470pF
Dummy
50V, X7R, +/-10%





4220CZ6






Page 10 of 10

Dummy1 2RU66




Cyperss point

Date: Monday, January 09, 2012 Sheet



VR_READY DEFENSIVE



Power Sequence

Cyperus point

| | |
|-----|------------|
| Rev | A00 |
|-----|------------|

Date: Monday, January 09, 2012 Sheet 52 of 59

Vinafix.com

0602 Del sequence control circuit.

0602 Del sequence control circuit.



Title

Power-1:Linear Power-1

DWG NO


Cyperss point

Rev





A00

Date: Monday, January 09, 2012

Sheet 53 of 59



ENABLE CIRCUIT for +1P05V_PCH and +1P8V_SFR



VCCSA VID control


0803 Del VCCSA VID Control circuit




| | | |
|------------------------|--------------------------|----------------|
| Title | | |
| Power-2:Linear Power-2 | | |
| DWG NO | Cyperss point | Rev |
| | | X01 |
| Date: | Monday, January 09, 2012 | Sheet 54 of 59 |

+1P05V_VCCIO

Vinafix.com



V_SM FOR DDRIII(1.5V)



+1P5V_SM_VTT FOR DDRIII(0.75V)

